



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/821,197	04/09/2004	Tetsuji Yamaguchi	0756-7288	8599
31780	7590	03/21/2007	EXAMINER	
ERIC ROBINSON			PERKINS, PAMELA E	
PMB 955			ART UNIT	
21010 SOUTHBANK ST.			PAPER NUMBER	
POTOMAC FALLS, VA 20165			2822	
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		03/21/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary

Application No.

10/821,197

Applicant(s)

YAMAGUCHI ET AL.

Examiner

Pamela E. Perkins

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 February 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 8-22 and 24-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 9, 10, 12, 13, 15, 17-20, 22 and 24-26 is/are allowed.
- 6) ☒ Claim(s) 8, 11, 14, 16 and 20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This office action is in response to the filing of the amendment on 2 February 2007. Claims 8-22 and 24-26 are pending; claims 1-7 and 23 have been previously cancelled. The indicated allowability of claims 11 and 20 are withdrawn in view of the newly discovered reference(s) to Yamazaki et al. (2004/0069751). Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 8, 11, 14, 16 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saito et al. (5,650,339) in view of Yamazaki et al. (2004/0069751).

Referring to claims 8, 11 and 20, Saito et al. disclose a method for manufacturing a transistor where a semiconductor film (3) is formed over an insulating substrate (2); forming a first insulating film (6) over the semiconductor film (3); forming a first conductive film (7) over the first insulating film (6) (Fig. 1A; col. 5, line 57 thru col. 6, line 7); patterning the semiconductor film (3), the first insulating film (6) and the first conductive film (7) into island shapes with the use of a photomask (not shown) (Fig. 1B; col. 6, lines 8-14); forming a second insulating film over the island-shaped conductive film; etching the second insulating film (9) anisotropically to form a side wall covering

side faces of the island-shaped semiconductor film (3), the island-shaped gate insulating film (6), and the island-shaped conductive film (7) in self-aligned manner (Fig. 1C; col. 6, lines 15-34); forming a second conductive film (10) over the island-shaped conductive film after forming the side wall (Fig. 1D; col. 6, lines 35-46); and patterning the second conductive film to form a gate electrode (Fig. 2A; col. 6, lines 47-59).

Saito et al. do not disclose heat-treating the semiconductor film, the first insulating film and the first conductive film.

Yamazaki et al. disclose a method for manufacturing a transistor where a semiconductor film (703) is formed over an insulating substrate (701); forming a first insulating film (704/705) over the semiconductor film (703); forming a first conductive film (706) over the first insulating film (704/705) (Fig. 7A; para. 85-88); heat-treating the semiconductor film (703), the first insulating film (704/705) and the first conductive film (706) (Fig. 7B; para. 89); patterning the semiconductor film (703), the first insulating film (704/705) and the first conductive film (706) into island shapes with the use of a photomask after heat-treating the semiconductor film (703), the first insulating film (704/705) and the first conductive film (706) to form an island-shaped semiconductor film and an island-shaped gate insulating film (Fig. 8A; para 91).

Since Saito et al. and Yamazaki et al. are both from the same field of endeavor, a method for manufacturing a transistor, the purpose disclosed by Yamazaki et al. would have been recognized in the pertinent art of Saito et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Saito et al. by heat-treating the semiconductor film, the first insulating film and the first

conductive film as taught by Yamazaki et al. to reduce the number defects and by-products in the insulating layer (para. 89).

Referring to claims 14 and 16, Saito et al. do not disclose the heat-treating the semiconductor film and the first insulating film is done at a temperature of from 600 °C to 800 °C and wherein a strain point of the insulating substrate is equal to or lower than 600 °C. It would have been obvious to one having ordinary skill in the art at the time invention was made to heat-treat the semiconductor film and the first insulating film is done at a temperature of from 600 °C to 800 °C and wherein a strain point of the insulating substrate is equal to or lower than 600 °C disclosed in the claimed invention, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233 (CCPA 1955).

Allowable Subject Matter

Claims 9, 10, 12, 13, 15-20, 21 and 24-26 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: referring to claims 9 and 12, prior art does not anticipate, teach, or suggest insulating a side face of the semiconductor film by adding oxygen or nitrogen to a side face of the island-shaped semiconductor film without removing the resist mask.

Referring to claims 10, 13 and 24, prior art does not anticipate, teach, or suggest forming a second insulating film over the island-shaped gate insulating film; patterning the second insulating film to cover edge portions of the island-shaped semiconductor

Art Unit: 2822

film and the island-shaped gate insulating film and only a peripheral portion of a top face of the island-shaped gate insulating film.

Response to Arguments

Applicant's arguments with respect to claims 14, 16 and 18 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E. Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PEP
15 March 2007


Zandra V. Smith
Supervisory Patent Examiner
16 March 2007